


1/7


FIG. 1



The diagram illustrates a system architecture with a shared bus (150) and a central arbiter (112). The bus (150) is connected to three agents (102a, 104, 106) and the arbiter (112). Each agent (102a, 104, 106) is connected to the bus via a bidirectional connection. The agents (102a, 104, 106) are also connected to a central block (108) via bidirectional connections labeled ADC #1, ADC #2, ADC #3 and CLOCK #1. The central block (108) is connected to a SYNCHRONOUS MEMORY (110) via bidirectional connections labeled ADC and CLOCK. The arbiter (112) receives MEM. ENABLE #1, MEM. ENABLE #2, and MEM. ENABLE #3 signals from the bus (150) and outputs a signal to the central block (108).


3/7

FIG. 3




4/7

FIG. 4A



5/7


FIG. 4B



6/7

*FIG. 5*

PRIOR ART



7/7

FIG. 6

PRIOR ART

